Abstract-In this paper, a new discontinuous modulation technique is presented for the operation of the modular multilevel converter (MMC). The modulation technique is based on adding a zero sequence to the original modulation signals so that the MMC arms are clamped to the upper or lower terminals of the dc-link bus. The clamping intervals are controlled according to the absolute value of the output current to minimize the switching losses of the MMC. A significant reduction in the capacitor voltage ripples is achieved, especially when operating with low modulation indices. Furthermore, a circulating current control strategy suitable for this modulation technique is also proposed. Simulation and experimental results under various operating points are reported along with evaluation and comparison results against a conventional carrier-based pulse width modulation method.
I. INTRODUCTION

M
ULTILEVEL converters are attractive power converter topologies for medium-and high-power applications [1] , [2] . Among the multilevel converter topologies, the modular multilevel converter (MMC) [3] - [7] offers several salient features which make it a competitive solution for high-voltage direct current transmission systems [8] , [9] and flexible alternating current transmission systems [10] . The most attractive features of the MMC are [6] : 1) its modularity and scalability to different power and voltage levels, 2) its high efficiency, 3) its high quality output, and 4) the absence of a dc-link capacitor.
The potential of the MMC in the area of medium-voltage motor drives has also been demonstrated [11] , [12] . However, there is a challenge that has to be addressed. Using standard modulation strategies, the capacitor voltage ripples are inversely proportional to the output frequency, producing excessive ripples when operating with low-output frequencies, i.e., at low motor speeds. Different solutions have been proposed, such as using a new MMC topology [13] or combining the use of a commonmode voltage and circulating current component of relatively high frequency [14] - [18] . The last method is based on compensating for the fundamental frequency arm power fluctuations, translating the dominant terms in the capacitor voltage ripples to a fixed frequency.
A preliminary study on the discontinuous modulation (DPWM) applied to the MMC was presented in [19] . The DPWM aims to reduce the switching power losses and the capacitor voltage ripples, especially at low modulation indices. It is based on clamping one arm of the converter to a nonswitching position. This clamping effect is achieved by the addition of a zero-sequence component. The DPWM was also combined with a closed-loop strategy for the control of the circulating current, using references determined from the instantaneous magnitudes of the reference voltage signal and output current of each phase leg [20] - [22] . Although some interesting results were shown in [19] , the reductions achieved in the capacitor voltage ripples and switching power losses were not optimized. This is because the clamping intervals of the reference signals were fixed and could not be changed. Furthermore, the implementation of zero sequence injection based on two steps, i.e., adding a theoretical zero sequence and then correcting it because of the injection of the circulating current control signals was not optimal and could be improved.
In this paper, an improved and more efficient implementation of the DPWM technique is presented. The proposed DPWM technique can achieve a significant reduction in the capacitor voltage ripples for all operating conditions compared to [19] . Furthermore, the switching power losses are also reduced for most of the operating points. The new technique selects the phase leg that needs to be clamped by using a closed-loop controller, which receives feedback from the output current. Furthermore, the injected zero sequence is defined in a single step that considers the circulating current control signals that are superimposed to the voltage reference signals. Experimental results obtained from a laboratory prototype have been included. It is demonstrated that the proposed technique is able to reduce the capacitor voltage ripples of the MMC operating with low modulation indices, i.e., in the case of a motor drive application when operating at low speed/frequency. In addition, it reduces the switching power losses of the converter significantly when operating with large modulation indices, which is very interesting for grid-connected applications.
The rest of this paper is organized as follows. Section II summarizes the principles of operation of the MMC and the circulating current controller. Section III presents the DPWM, and Section IV explains the closed-loop algorithm used for selecting the clamping intervals. Section V details the proposed control implementation. In Section VI, simulation results are reported and compared to the case of using a carrier-based space-vector pulse-width modulation (CB-SVPWM) technique. Section VII reports some experimental results, and Section VIII concludes this paper. Fig. 1 shows the circuit diagram of a three-phase MMC. The topology consists of two arms per phase leg where each arm comprises N series-connected, identical, sub-modules (SMs) and a series arm inductor L. Each SM consists of a half-bridge circuit and a capacitor C. The output voltage of each SM (v SM ) circuit is either equal to its capacitor voltage when the SM is activated (v C ) or zero, when it is deactivated. The arm inductors L are to control the circulating current within the phase legs and to limit the fault currents.
II. MODULAR MULTILEVEL CONVERTER
To synthesize a multilevel waveform at the ac-side of the MMC, a phase disposition pulse width modulation strategy is applied [9] . This technique uses N inphase triangular carriers displaced symmetrically with respect to the zero-axis. The reference or modulating signal is compared with the carriers to determine the output voltage level of each phase leg, i.e., the number of SMs to be activated in the upper and lower arms, defined as u and l, respectively. The particular SMs to be activated are determined by a voltage balancing algorithm that considers the capacitor voltages and the direction of the arm currents. Since one of the objectives in this paper is to reduce the power losses of the MMC, a technique that minimizes the number of switching transitions is considered for balancing the capacitors voltages [23] . Fig. 2 shows a representation of a phase leg j (for j = {a, b, c}) with equivalent capacitances [24] . The number of activated SMs defines the instantaneous values of the variable capacitances
This model can be used to study and understand the currents and voltages produced in the MMC. The output current of the phase leg is divided 50% between the upper and lower arms. In addition to that, there is a current that circulates within the phase leg, which does not appear at the output. It is called differential or circulating current and it is composed of a dc component and ac components. The dc component is an essential current for the operation of the MMC since it maintains the energy stored in the SM capacitors. The main ac component of the circulating current is a second-order harmonic. The ac current is not necessary for the operation of the MMC; therefore, it can be eliminated by implementing a circulating current control strategy. Nevertheless, the capacitor voltage ripples can be reduced if a proper second harmonic is injected into the circulating current [25] - [27] .
The circulating current is defined by the voltage in the arm inductors:
Therefore, the circulating current can be controlled by imposing the symmetrical differential voltage Δv j [21] . The concept of symmetry involves that when v j u is increased, v j l is decreased the same amount and vice versa. As a result, the output voltage of the phase leg is not affected by the differential voltage introduced for the control of the circulating current [26] . Fig. 3 shows how the normalized reference signal of a phase leg (v jm ) is modified by adding the differential control signal Δv jm , being j = {a, b, c} the phase identifier
where
III. DISCONTINUOUS MODULATION
The DPWM consists of injecting a discontinuous zerosequence signal into the references of a multiphase converter, generally a three-phase converter [28] . The zero sequence is such that one of the phase legs is clamped to the upper or lower terminals of the dc link for certain intervals (see Fig. 4 ). The linear operation mode of the converter is increased, thanks to the injection of this zero sequence. Furthermore, since there is always one phase leg that is not switching for some intervals, the average switching frequency of the power devices is reduced and thus the switching power losses of the converter. Multiple DPWM techniques have been studied and developed for twolevel converters [29] , [30] and multilevel converters [31] , [32] .
DPWM can also be applied to the MMC. In this case, all the SMs of one arm of a particular phase leg are deactivated (bypassed) for some intervals. Therefore, the phase leg is clamped to the upper or lower dc-bus terminals. During those intervals, since one arm of the converter is not switching, the switching power losses are reduced.
When DPWM is applied to the MMC, only one of the arms of a particular phase leg is clamped, whereas the other one in the same phase leg still keeps switching for the control of the circulating current. Nevertheless, a significant reduction of the switching power losses is still achieved.
DPWM can also provide another benefit to the MMC: A reduction in the capacitor voltage ripple amplitudes. This reduction is explained assuming the equivalent model of the MMC, shown in Fig. 2 , and assuming negligible arm inductors (L =0).
In such a simplified model, the arm currents are shared according to the value of the equivalent capacitances, as follows:
and
Equations (7) and (8) indicate that the larger the equivalent capacitance is in a specific arm, the more output current goes through that arm. Therefore, the arm that has less SMs activated (larger capacitance) carries more output current, and vice versa. Under this assumption, when a phase leg of the MMC is clamped to a dc-link terminal, the arm that is clamped presents an infinite equivalent capacitance, which can be represented by substituting u or l by zero in (1) or (2), respectively. As a consequence, according to (7) and (8), no current circulates through the unclamped arm of that phase leg. Subsequently, during the clamping process, no current will circulate through any SM capacitor of the whole phase leg. This is a desired situation from the point of view of minimizing capacitor voltage ripples. Fig. 5 depicts a circuit diagram of an MMC phase leg when clamping it to the upper and lower dc-bus terminals. In this representation, the SMs that are bypassed are shown in red color and those that are activated are in green color. During the clamping, the output current circulates through the arm that has all the SMs bypassed, which is indicated in blue color in Fig. 5 .
When operating with very low modulation indices and no zero sequence is injected, a similar number of SMs are activated in the upper and the lower arms. In such operating conditions, the output current is equally shared between both arms of a phase leg, flowing through N SMs and producing large deviations to the SM capacitor voltages. Under the same conditions, if DPWM is implemented, the zero sequence will lead the reference signals of all the phases far from zero. This will reduce the capacitor voltage ripples significantly. Hence, the maximum reduction in the capacitor voltage ripples due to DPWM is expected to happen at low modulation indices.
This reasoning has been done assuming negligible arm inductor values. However, when those inductors are considered in the arms (i.e., L = 0), the arm currents will change with respect to the desired case. Nevertheless, the currents can be imposed to be the desired ones through a proper circulating current control.
IV. CLOSED-LOOP DPWM
In order to reduce the capacitor voltage ripples and the power losses of the MMC further, the clamping intervals of the DPWM can be variable and defined trough a closed loop. In the clamped arm, no current circulates through the SM capacitors and, hence, no capacitor voltage ripple is produced. Therefore, it would be interesting to clamp the phase leg that carries more output current (in absolute value) whenever it is possible.
At any time, only one out of two possible phase legs of a multiphase system is clamped. The two phase legs that can be clamped are the one with the highest modulation signal value can be clamped to the upper dc-link terminal (v j m = 1) and the phase leg with the lowest modulation signal value can be clamped to the lower terminal (v j m = −1). If the phase leg with the maximum current (absolute value) is one of the phase legs suitable to be clamped, it is clamped. On the contrary, if the phase leg with the maximum current (absolute value) is the one that cannot be clamped because it corresponds to neither the maximum nor the minimum reference signals, the phase leg with the second highest value of the output currents (absolute value) is the one that is clamped. An example of the application of this clamping criterion is presented in Fig. 6 . This figure shows the original reference signals (v am , v bm , and v cm ), the p.u. output currents (i a , i b , and i c ) and the final reference signal for phase a (v ad ). It can be observed that the clamping intervals of v ad coincide with the peaks of the current i a .
A diagram showing the algorithm used to calculate the proper zero-sequence signal according to this criteria is depicted in Fig. 7 , where v am , v bm , and v cm are sinusoidal modulation signals. The zero-sequence signal v 0 is added to obtain the DPWM signal v jd Unlike DPWM with open-loop control, the proposed technique adapts the clamping interval to the output current phase angle. This fact reduces the capacitor voltage ripple significantly, since the largest or second largest arm current (absolute value) circulates through an arm with no activated SMs. It also reduces the switching power losses of the MMC.
V. CONTROL STRUCTURE
The presented control strategy uses two main control loops, which are mutually coupled. The DPWM signal (v jd ) is defined in the clamping control, which requires the use of the output current values and the modified modulation signals (v jm ). However, the modified modulation signals are provided by the circulating current control, whose reference is calculated from using the DPWM signal.
This structure can be divided into three stages: 1) calculation of the circulating current reference; 2) circulating current controller; and 3) clamping controller. A block diagram of the control system is depicted in Fig. 8 .
A. Circulating Current Reference
In the first stage, the circulating current reference is calculated. Among the different techniques to reduce the capacitor voltage ripples, the one using instantaneous values of the output current and the reference voltage will be used [21] .
The discontinuous closed-loop algorithm has been defined considering an equivalent model of the MMC (see Fig. 2 ) with negligible arm inductors (L = 0) [24] , where the distribution of the output current in each arm is proportional to the equivalent arm capacitor, or inversely proportional to the number of SMs activated. Therefore, the arm of a phase leg that keeps switching to control the circulating current during the clamping interval of the phase leg (v jm = ±1) will have no current. Consequently, no voltage imbalance will be produced in any capacitor of the clamped phase leg, leading to a reduction in the capacitor voltage ripples. According to [24] , the arm currents in this simplified model are
and the circulating current becomes
In the case of an actual MMC with L = 0, the circulating current reference is defined to achieve that of the simplified MMC model (12), i.e.,
The circulating current reference should be calculated from the modulation signal (v j m ), which includes the DPWM zero sequence. However, the discontinuous zero sequence is determined and applied in a subsequent control. To solve this algebraic loop, prediction of the zero sequence is performed. This prediction consists on applying the closed-loop DPWM over the original modulation signal, without including the differential control signal for the control of the circulating current. Since this last control signal is relatively small, no significant deviations will be produced due to the use of this predicted zero sequence, and hence, the circulating current reference would be very close to the desired one.
B. Circulating Current Controller
The current reference given in (13) is provided to the circulating current controller. Since the current reference contains a dc term as well as some harmonics, a set of resonant (PR) controllers can be included in addition to a proportional-integral controller [22] . Each one of the resonant controllers is tuned at the main frequency components of the circulating current reference, i.e., ω, 2ω, and 4ω. Observe that the component at 3ω is not tracked although it may appear in the current reference. This is because it would produce a current component in the dc bus that is not canceled by the components coming from the other phase legs [25] .
The differential control signal obtained from the controller (Δv jm ) is added and subtracted to the original modulation signal (v jm ) of the phase leg, resulting on an independent voltage reference for each of the arms of a phase leg (v jmu and v jml ).
C. Clamping Control and Additional SMs per Arm
The clamping control algorithm is applied to the modified modulation signals (v jmu and v jml ), which include the differential control signal Δv j m . The six reference signals of the MMC (one per arm) are considered for the clamping. The maximum reference signal of the upper arms defines the arm that can be potentially clamped to the upper dc terminal, while the minimum reference signal of the lower arms defines the arm that can be potentially clamped to the lower dc terminal.
If the differential control signal Δv jm is positive, the upper arm reference signal is larger than the lower arm reference signal of the same phase leg. Therefore, when clamping one arm to the upper or lower dc terminal, the reference of the opposite arm remains within the modulation limits [1,−1]. However, if the differential control signal is negative (Δv jm < 0), the resulting modulating signal of the opposite arm will be higher than 1 or lower than −1, producing overmodulation and losing control of the circulating current. For this reason, additional SMs are added in each arm of the MMC, which allows the modulation signals to be higher than 1 for the lower arms and lower than −1 for the upper arms. The addition of M SMs to the N basic ones in the arms increases the cost of the MMC. Nevertheless, it also provides extra benefits to the converter, such as fault tolerance capability and a further reduction in the capacitor voltage ripples [33] , [34] .
D. Limits of the Differential Control Signal
Excessive values of the differential control signals can deteriorate the MMC performance due to overmodulation or undesired clamping conditions. This is why the differential voltage signals have to be limited. Fig. 9 shows an example of the limits of the differential control signal. The three criteria used to define the limits are explained next.
The first limiting criterion is used to avoid overmodulation in the clamped phase leg (lim A or Additional Limit). The use of additional SMs (M ) allows overpassing the nominal modulation limits in the clamped phase leg, but only for a limited range. This range corresponds to 2M additional carriers located beyond the interval [−1, 1]. When defining this limit, it has to be considered that the difference between the upper and the lower arm modulation signals is twice the differential control signal
where A cr is the amplitude of the carriers [26] . This results in
The second limiting criterion, lim B or Modulation Limit, prevents overmodulation in the nonclamped phase legs. This overmodulation can appear when the modified modulation signal (v jm ) for the clamped arm is higher than 1 or lower than −1. In this situation, the discontinuous zero sequence is negative when clamping up (or positive when clamping down) approaching the opposite sign phases to the modulation limit. It can be demonstrated that for a purely sinusoidal three-phase system with no injection of the differential control signal, no overmodulation appears for modulation indices below 2/ √ 3 (≈ 1.1547).
However, when adding the differential control signal, the modulation index limit depends on this control signal. Overmodulation is avoided if the differential control signal of the clamped arm is lower than the margin of the opposite arm. In the case of clamping to the upper dc-link terminal, it can be expressed as 
The worst case is produced at ωt = 2π/3, where
The third limiting criterion, lim C or Proportional Limit, aims for avoiding an excessive modification of the modulation signals. It is considered that the applied clamping interval is similar to the predicted one, but this is only accomplished if the differential control signal is significantly smaller than the modulation signal. Without this limit, the clamping intervals applied at low modulation indices may be very different from the predicted ones, modifying the circulating current and, thus, increasing power losses and capacitor voltage ripples.
Definition of this limit includes an offset component that allows controlling the circulating current at modulation indices close to zero
The values of the parameters x and k should be adapted to the particularities of each converter. In the simulations of the next section, and trying to avoid excessive control action relative to the reference signal, these parameters have been selected as x = 0.025 and k =0.5. Therefore, (19) becomes
For each modulation index value, the limitation criteria are calculated and the most restrictive is used. An example of these three limits is shown in Fig. 9 , where the shaded zone represents the operation area defined by the most restrictive limit.
VI. SIMULATION RESULTS
The proposed modulation and control techniques have been simulated under MATLAB/Simulink environment. The simulation studies have been developed using two different models: An averaged model to evaluate the capacitor voltage ripples, and a switched model to estimate the power losses. In both models, the results obtained with DPWM are compared to the obtained with a sinusoidal modulation signal with a zero sequence based on space-vector modulation (CB-SVPWM) [29] .
Results are presented for different operating points, where m a is the modulation index before the injection of a zero sequence (defined from 0 to 1.15 p.u.), and ϕ corresponds to the current phase angle in degrees [−180
• , 180
A. Capacitor Voltage Ripples Amplitudes
The capacitor voltage ripples are calculated using the averaged model of the MMC presented in [24] . In this model, the SM capacitor voltages in the arm are assumed to be the same, which is very close to what happens in practice if a proper voltage balancing technique is implemented. In the case of the upper arm, the capacitor voltages are defined by
where v j m is the normalized reference signal ranging in the interval [−1, 1], V C ju0 the initial capacitor voltage, and i j u the upper arm current. The upper arm current is imposed to be the reference given by (10) . For the sake of generalization, although a circulating current controller has to be implemented to impose the circulating current, the differential control signal is assumed to be very small so that it does not affect the reference voltage given to the arm (v j m ). Therefore, the results obtained are independent of the parameters of the controller and some parameters of the MMC, such as the arm inductor and the dc-link voltage. Fig. 10 depicts the ratio of capacitor voltage ripple amplitudes between the closed-loop DPWM and CB-SVPWM. It can be observed that this ratio is lower than the unity for all operation conditions, which means that DPWM produces smaller voltage ripple amplitudes. Such a reduction increases when the modulation index decreases, ranging from about 5% reduction with large modulation indices to about 90% reduction for low modulation indices. Fig. 10 also shows an interesting effect that appears in phase angles from −120
• to −60 • and from 60
• to 120 • , where a higher reduction of the capacitor voltage ripples is produced. The reason for this is that, under these operating conditions, each arm is clamped twice per period instead of once, i.e., a specific arm is clamped for a period of time when the absolute value of the phase current is the maximum, and it is clamped again when the output current has the second highest value (absolute values). The fact of clamping twice produces a better distribution of the charging and discharging capacitor currents, reducing the peak-to-peak variation of the capacitor voltages. The results presented demonstrate the suitability of this technique for motor drive applications. When a motor drive operates with low speed, the frequency and modulation index are low as well. Significant reductions of the capacitor voltage ripples are achieved for low modulation indices with the DPWM.
B. Power Losses
The proposed DPWM has also been implemented in a switched model of the MMC. The model is used to calculate the power losses of the converter. The rated power of the converter is 2.5-MW MMC, which integrates ten basic SMs per arm (N = 10) plus an additional one (M = 1), necessary to control the circulating current of the clamped phase leg. The specifications of this test converter for the simulations are given in Table I .
The power losses have been evaluated considering the use of a particular insulated-gate bipolar transistor (IGBT), which is the module DIM1200NSM17-E000. The main maximum ratings of this transistor are a forward current of 1200 A and a direct voltage of 1700 V. In the following analysis, both switching and conduction losses have been evaluated separately. The data of the IGBT for the calculation of the losses are obtained from the manufacturer datasheet. Fig. 11 shows the switching losses ratio obtained when comparing the DPWM with CB-SVPWM. Unlike the capacitor voltage ripples, the ratio of switching losses reduction increases with the modulation index, reaching a reduction ratio of 65% at large modulation indices. The switching losses are higher at low modulation indices with DPWM than with CB-SVPWM. This is because the savings achieved with the clamping of DPWM do no compensate for the increase of losses produced by the large transitions needed for the clamping under such conditions. Nevertheless, this can be acceptable when considering the significant reduction in the capacitor voltage ripples achieved under low modulation indices. Fig. 11 also shows the effect of the double clamping for phase angles from −120
• to 120
• , where the additional clamping transitions produce further switching losses to the MMC.
The conduction losses ratio is depicted in Fig. 12 . In this case, unlike in the switching power losses, DPWM causes higher conduction losses in all the operating points, as the rms value of the arm currents is increased, mainly for highly reactive currents. Nevertheless, the conduction losses change within a low variation range (from 6.2 to 7.2 kW) when compared to the switching losses variation range (from 5.9 to 11.7 kW). Therefore, the total power losses ratio presented in Fig. 13 is similar to the switching power losses ratio with an offset. Fig. 13 also shows that the DPWM reduces the total power losses for modulation indices larger than about m a =0.3. The reduction of power losses for high modulation indices makes this technique also suitable for grid-connected MMCs. However, in some transient situations where low modulation indices are needed, such as grid voltage sags, a switching-mode system between different modulation schemes can be used for avoiding the increase of power losses at low modulation indices.
VII. EXPERIMENTAL RESULTS
The proposed DPWM has been implemented and tested in a low-power laboratory prototype with five SMs per arm (N = 4, M = 1). The main data of the prototype are given in Table II . The MMC prototype is based on a single phase leg with an R-L load. Therefore, in order to be able to inject a zero sequence into the reference signal of the phase leg without distorting the output current, the load is connected between the output of the MMC phase leg and a voltage generator that emulates the neutral-point voltage of an equivalent three-phase Wye-connected load. The generator of the neutral-point voltage is made of a two-level half-bridge inverter that shares the same dc bus with the MMC phase leg. A block diagram of the experimental setup is depicted in Fig. 14 . Fig. 15 presents experimental results operating with a modulation index m a = 0.95. In Fig. 15(a)-(c) , the MMC operates with CB-PWM and in Fig. 15(d)-(g ) DPWM is applied to the converter. Fig. 15(d) shows the reference signal of DPWM. One can observe that the intervals where the reference signal is clamped are lagging the peak of the reference signal. This is because the inductive component of the load makes the output current lag with respect to the voltage applied. Thus, the intervals where the reference signal is clamped coincide with the peaks of the output current. Comparing Fig. 15(c) with Fig. 15(g) , one can observe that DPWM can achieve a reduction in the capacitor voltage ripples of about 10%, which matches more or less what is expected according to Fig. 10 .
In Fig. 16 , the MMC operates with a modulation index m a = 0.45. The converter operates with CB-SVPWM in Fig. 16(a) -(c), while DPWM is applied in Fig. 16(d)-(g) . Comparing  Fig. 16(c) with Fig. 16(g) , one can observe that DPWM is able to reduce the capacitor voltage ripples by about 35%. In this case, a larger reduction was expected according to Fig. 10 (about 48%). One of the reasons for this difference is that, for the sake of generalization, the control signal was not considered in the representation in Fig. 10 . In any case, a significant reduction in the capacitor voltage ripples is achieved in all the cases tested when the proposed DPWM is applied. In Figs. 15(f) and 16(f), some additional distortion in the output current waveforms can be observed when implementing the proposed DPWM. To evaluate this, the total harmonic distortion (THD) has been calculated for the output currents of these experimental results using the first 40 harmonic components measured with a Teledyne LeCroy HD 4096 oscilloscope. The THD values are given in the figures of the output currents [see Fig. 15(b) and (f), and Fig. 16(b) and (f)], and are also summarized in Table III . From these values, one can conclude that such additional distortion produced with DPWM is relatively small.
As it can be observed in Figs. 15(e) and 16(e), during the intervals in which a particular arm is clamped, the current of the other arm of that phase leg is close to zero. As a consequence, the capacitor voltages of the unclamped arm will be practically constant. Since the capacitor voltages of the clamped arm are also constant (no current circulates through them because the SMs are bypassed), all the capacitor voltages of the phase leg tend to be constant during the clamping intervals, as it can be appreciated in Figs. 15(g) and 16(g) .
In order to produce double clamping with the proposed modulation strategy, Fig. 17 shows experimental results of the DPWM operating with a purely inductive load (Load 2: R a = 0 Ω, L a = 50 mH). As discussed previously, the double clamping reduces the capacitor voltage ripples further.
VIII. CONCLUSION
In this paper, a DPWM technique with closed-loop control has been presented. DPWM aims for a reduction of the switching power losses and the capacitor voltage ripples. This technique is based on clamping the phase leg with the maximum output current to the upper or lower terminals of the dc link. Both the clamping algorithm and the control strategy for the circulating current are presented. Simulation and experimental results demonstrate the effectiveness of this technique, which highly reduces the capacitor voltage ripples, especially for low modulation indices. It also achieves important reductions in the switching power losses when operating with high modulation indices. The proposed DPWM technique not only helps to reduce the switching power losses of the MMC in grid-connected applications, but it also enables the use of the MMC in motor drive applications by reducing the capacitor voltage ripples when the motor operates with low modulation indices, i.e., low frequencies/speeds.
